Impact ionization and band-to-band tunneling in InxGa1-xAs PIN ungated devices: A Monte Carlo analysis by García Vasallo, Beatriz et al.
Impact ionization and band-to-band tunneling in InxGa1-xAs PIN ungated
devices: A Monte Carlo analysis
B. G. Vasallo,1,a) T. Gonzalez,1 V. Talbo,2 Y. Lechaux,3 N. Wichmann,3 S. Bollaert,3
and J. Mateos1
1Department of Applied Physics, University of Salamanca, Plaza de la Merced s/n, 37008 Salamanca, Spain
2Univ. Grenoble Alpes, CEA, INAC-Pheliqs, F-38000 Grenoble, France
3Univ. Lille, CNRS, Centrale Lille, ISEN, Univ. Valenciennes, UMR 8520 - IEMN, F-59000 Lille, France
(Received 3 October 2017; accepted 21 December 2017; published online 16 January 2018)
III-V Impact-ionization (II) metal-oxide-semiconductor FETs (I-MOSFETs) and tunnel FETs
(TFETs) are being explored as promising devices for low-power digital applications. To assist the
development of these devices from the physical point of view, a Monte Carlo (MC) model which
includes impact ionization processes and band-to-band tunneling is presented. The MC simulator
reproduces the I-V characteristics of experimental ungated In0.53Ga0.47As 100 nm PIN diodes, in
which tunneling emerges for lower applied voltages than impact ionization events, thus being
appropriate for TFETs. When the structure is enlarged up to 200 nm, the ON-state is achieved by
means of impact ionization processes; however, the necessary applied voltage is higher, with the
consequent drawback for low-power applications. In InAs PIN ungated structures, the onset of both
impact ionization processes and band-to-band tunneling takes place for similar applied voltages,
lower than 1 V; thus they are suitable for the design of low-power I-MOSFETs. Published by AIP
Publishing. https://doi.org/10.1063/1.5007858
I. INTRODUCTION
Impact-ionization (II) metal-oxide-semiconductor FETs
(I-MOSFETs) and tunnel FETs (TFETs) are being explored in
order to achieve an improved digital performance in terms of
the subthreshold swing (SS), ION=IOFF ratio, and ON-state
drain-to-source voltage VDS. While in conventional MOSFETs
the SS is limited to 60 mV/dec at room temperature, Si
I-MOSFETs could provide an SS lower than 5 mV/dec.1–3
However, the required VDS is still too large to be competitive
with mainstream MOSFET technology, even when considering
more sophisticated designs as in the Schottky-barrier-source
I-MOS.4 Other weak points of these devices are drain-induced
barrier thinning and SS degradation due to hot carrier injection
into the gate dielectric.5 III-V materials could be an opportu-
nity to reduce VDS. Indeed, III-V MOSFETs can work at VDS
lower than 0.5 V and deliver ION currents near 1 A/mm,
6,7 but
with a large value of SS, while reliability is still a drawback
due to the degradation of the gate oxide.8 As an alternative, we
explore III-V I-MOSFETs for ultra-low power logic applica-
tions, because they can lead to an improvement on the reliabil-
ity with respect to Si I MOSFETs (by reducing the carrier
energy) and to a decrease of VDS due to the higher II coeffi-
cient of III-V high-mobility narrow-bandgap materials.
However, in III-V structures tunneling tends to appear for
lower VDS than II processes, and tunnel-FETs (TFETs)
9–11 are
the mainstream approach for ultra-low SS digital applications.
Nevertheless, I-MOSFETs, where SS is expected to be lower
than the few tens of mV/dec already demonstrated in TFETs,
could become a feasible alternative.
In order to assist the design process of III-V I-MOSFETs
and TFETs from the physical point of view, this work reports
the analysis of the competition between the II and band-to-
band tunneling to originate the current onset in ungated
InxGa1-xAs structures, with x ranging from 0.53 to 1.0. This
competition can be more clearly studied in ungated diodes,
where the physics of both processes can be explored at a mate-
rial level detached from the gating dynamics. To this aim, we
make use of a Monte Carlo (MC) model that has been vali-
dated by means of a comparison with the experimental I-V
curve of an In0.53Ga0.47As 100 nm PIN ungated structure.
II. PHYSICAL MODEL
For the analysis, we make use of an ensemble MC simu-
lator self-consistently coupled with a 2D Poisson solver,12
which includes a detailed model for the process on the basis
of the current emerged in reverse bias conditions, i.e., II pro-
cesses and band-to-band tunneling.
The model for electron transport includes three
non-parabolic spherical valleys (C, L, and X) with ionized
impurity, alloy, polar, and non-polar optical phonon, acoustic
phonon, and intervalley scattering mechanisms. More details are
reported in Refs. 12 and 13. The model used for hole dynam-
ics, essentially due to the presence of the P-region, involves a
typical spherical non-parabolic valence band structure, with
the hole effective mass mH ¼ mHH3=2  mLH3=2
 2=3
, taking
into account jointly the heavy (H)- and light (L)-hole bands.
Ionized impurity, acoustic, polar, and non-polar optical pho-
non scattering mechanisms are considered.14,15 The parame-
ters can be found in Refs. 16 and 17. Even if this effective
mass model for the conduction and valence band structure is
at the limit of validity for the energies involved in impact ioni-
zation processes, it is able to fit rather well the experimental
results.16,17 Minority carriers are considered in the simulations
by injecting through the contacts those corresponding to thea)bgvasallo@usal.es
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intrinsic carrier concentration ni of the intrinsic region of the
PIN diode. The Ramo-Shockley theorem18 is employed for
obtaining the current in each contact.
The simulator incorporates the II processes for both
electrons and holes by means of the Keldysh approach,19,20
where the probability per unit time of having an II event is
P Eð Þ ¼ S E Ethð Þ=Eth
 2
when E > Eth and 0 otherwise,
where E is the carrier kinetic energy, Eth¼ 1.08EGAP is the
ionization threshold energy, and S is a measure of the soft-
ness or hardness of the threshold. S is considered as an
adjustable parameter.16,17,19,20 The model has been cali-
brated against experimental measurements and widely
accepted numerical results of the impact ionization coeffi-
cient in bulk materials.20–23 In our analysis, we consider
S¼ 1012 s1, a value for which both electron and hole II
coefficients remain within the realistic range for all the mate-
rials under analysis.16,17 Higher precision could be obtained
by using more sophisticated (but more computer intensive)
approaches like full-band MC models.24–26
To take into account band-to-band tunneling, the trans-
mission coefficient TC at energy E along the longitudinal
dimension is determined for each energy following the
Wentzel-Kramers-Brillouin (WKB) method,27 typically used
when dealing with direct bandgap semiconductors10,28











where h is the reduced Planck constant, m is the effective
mass of the tunneling carriers, and qV(x) is the shape of the
energy barrier provided by MC simulations, self-consistently
calculated from the potential profile V(x) obtained at each
time step (Dt¼ 0.5 fs) by solving the Poisson equation.29–31
x1 and x2 are the classical turning points for qV(x), i.e., the
boundaries of the energy barrier, see Fig. 1(a). The consider-
ation of transverse states in the calculation of the tunneling
probability is still controversial.32 They are taken into
account in many cases, in particular for gated devices.33–35
In our case, we neglect the influence of transverse states
since the high electric field, small effective mass, and narrow
bandgap in the semiconductors under study minimize their
role.32
In the Y-direction, the 2D MC domain is discretized
into nr rows of thickness Dyk. For each row k, the tunneling
region comprises jmax sections along the X-direction, coin-
ciding with the meshes of the MC simulation. The tunneling
energy range corresponding to each section j has been discre-
tized into nsb subintervals, as illustrated in Fig. 1(a). The
charge per unit length in the non-simulated direction to be
tunneled in the energy subinterval i of the section j in the
row k is27
Qi j; kð Þ ¼ K  Dt  Dyk  TC Ei jð Þð Þ  fsource Ei jð Þð Þ½
fdrain Ei jð Þð Þ  Nsource Ei jð Þð Þ  Ndrain Ei jð Þð Þ  DEi jð Þ
i ¼ 1;…; nsb; j ¼ 1;…; jmax; k ¼ 1;…; nr: (2)
fsourceðEÞ and fdrainðEÞ are the Fermi-Dirac distribution
functions in the P-side and the N-side regions, respectively.
NsourceðEÞ and NdrainðEÞ are the density of states in the P-side
and the N-side regions, respectively. Ei jð Þ is the energy value
corresponding to the energy subinterval i in the section j,
DEi jð Þ ¼ DEiþ1 jð Þ  DEi jð Þ. TC Ei jð Þð Þ is the transmission
coefficient for the energy Ei jð Þ. According to this discretiza-
tion, the x1 and x2 coordinates are calculated for every Ei jð Þ
as shown in Fig. 1(a). K is a global proportionality constant
that includes, among other quantities, the electron and hole
effective masses during the tunnel transmission and the
Richardson constant. K is taken as an adjustable parameter
to reproduce the experimental I–V curves in reverse bias
conditions.29–31 Our model has been calibrated and further
validated by comparison of the MC I–V characteristic with
the experimental I–V measured in a similar fabricated
FIG. 1. (a) Schematic drawings of the energy bands with the discretization
of the 2D MC domain and energies for the calculation of the tunneled charge
(x1 and x2 are the returning points), and a PIN ungated device (Li denotes
the length of the intrinsic region). The area in blue corresponds to the energy
range where tunneling can take place. (b) Comparison between the experi-
mental and MC I–V curves of an In0.53Ga0.47As 100 nm PIN diode. In
reverse bias, the MC values obtained considering exclusively impact ioniza-
tion mechanisms or band-to-band tunneling in the simulations and the theo-
retical WKB values for band-to-band tunneling have been also plotted.
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In0.53Ga0.47As 100 nm PIN diode, as will be shown in Sec. III.
As a result, a value of K¼ 2.2 1046 A m2 s1 is adopted.
The number of particles tunneled at a given Dt through


















Qi j; kð Þ  Z;
(3)
where np;iðj; kÞ is the number of pseudo-particles tunneled at
the energy subinterval i in section j of row k, with Z being
the non-simulated dimension.
Poissonian statistics is employed to include the random-
ness of the tunneling processes by defining the rate C ¼ Np=
Dt used to determine the time between two consecutive tun-
neled particles as ttunnel ¼ lnðrÞ=C; with r being a random
number uniformly distributed between 0 and 1. The specific
energy subinterval m, section s (with the corresponding x-
position), and row l, where a given particle will emerge after














np;i j; kð Þ; (4)
with r0 being a random number uniformly distributed
between 0 and 1. The specific y position inside the selected
subsection s is determined randomly, considering a uniform
probability along the mesh.
From the energy level selected for each tunneled elec-
tron, the momentum component parallel to the tunneling
direction is considered to be null (kx ¼ 0) and the thermal
energy distribution is used to determine ky and kz. A hole in
the valence band of the P-side region of the intrinsic region
also emerges with kx ¼ 0 and the thermal energy distributed
in ky and kz.
III. RESULTS
As mentioned, our model has been calibrated and vali-
dated by comparison of the MC results with the experimental
I–V characteristics of an In0.53Ga0.47As 100 nm PIN diode, as
shown in Fig. 1(b). In the case of reverse bias, simulations
with and without considering II processes and/or tunneling
have been carried out in order to determine the respective
influence. The values of the experimental current density are
limited to 0.1 A (corresponding to 460 A cm2), too small to
be directly compared with the MC results because of the lack
of statistical resolution (for such low current densities, a very
small number of particles contribute to the current). However,
since the dominating current mechanisms at such low current
densities are tunneling, even if no particle is tunneled, it is
possible to estimate the tunneling current by means of the
WKB model from the potential profile provided by MC simu-
lations in the corresponding range of applied voltages. As
observed in Fig. 1(b), by using K¼ 2.2 1046 Am2 s1, the
agreement between the WKB estimation based on the MC
potential profiles and experiments is very good; and also with
the MC results calculated from tunneled particles (in the
absence of impact ionization) for higher voltages, when
enough statistical resolution is achieved. This agreement vali-
dates the WKB model.
Figure 1(b) indicates that tunneling is the mechanism
leading to the current onset in reverse bias conditions, since
II processes are non-existent up to applied voltages
jVj 	 5.0 V when they are exclusively considered in the sim-
ulation. This occurs because the intrinsic carrier density at
room temperature, ni ¼ 8.4 1011 cm3 [see the inset of Fig.
3(c)], is too low to have a significant amount of carriers sus-
ceptible of suffering II. As well, EGAP ¼ 0.74 eV and Eth 
0.8 eV, leading to a relatively low impact ionization coeffi-
cient for low carrier energies, so that II just appears from car-
riers previously emerged by tunneling, clearly enhancing the
current. Gated devices based on In0.53Ga0.47As are then
found to be appropriate for TFET structures and not suitable
for I-MOSFETs, even if the presence of II could improve the
SS thanks to the drastic increase of the current they originate.
In direct bias conditions, the expected exponential current is
found for voltages below the built-in potential (0.82 V in this
case).
Other candidates with higher intrinsic carrier density
and narrower bandgap, thus, more prone to II events, have
been evaluated. In particular, for In0.7Ga0.3As at room tem-
perature: ni ¼ 1.4 1013 cm3 and EGAP ¼ 0.59 eV; and for
InAs, ni ¼ 1.01 1015 cm3 and EGAP ¼ 0.35 eV. MC simu-
lations considering exclusively II events or tunneling have
been performed in order to determine which is the process at
the origin of the onset of the current in reverse bias condi-
tions. To this aim, the threshold voltage Vth is defined as the
applied voltage necessary for ION 	 103 A cm2 [indicated
in Fig. 1(b) for clarity]. Vth_II denotes Vth when considering
exclusively II processes in the simulations and Vth_tunnel
when considering exclusively band-to-band tunneling.
The MC values of Vth_II and Vth_tunnel for InxGa1-xAs
(for x¼ 0.53, 0.7, and 1.0) when considering (a) 100 nm and
(b) 200 nm PIN diodes at room temperature are plotted as
a function of the indium mole fraction x in Fig. 2. For
the 100 nm PIN structures based on In0.53Ga0.47As and
In0.7Ga0.3As, Vth_II>Vth_tunnel indicating that tunneling is
the sole mechanism initiating the ON-state in both cases.
Interestingly, the values of Vth_II and Vth_tunnel for the InAs
100 nm structure are low and relatively close. Thus, ION
could be originated by both II processes and tunneling, and
the SS could be noticeably enhanced by the strong presence
of II events. Gated InAs 100 nm devices can be then used in
the design of low-power low-SS I-MOSFETs.
When considering In0.53Ga0.47As 200 nm structures,
Vth_II<Vth_tunnel, thus allowing designs for I-MOSFETs, but
with high values of Vth and the consequent drawback for
low-power applications. To further illustrate this radical
change with respect to the case of 100 nm diodes, the inset of
Fig. 2(b) presents the corresponding I–V curves when con-
sidering II or tunneling separately in the simulations. For
In0.7Ga0.3As and InAs structures, Vth_IIVth_tunnel. In the
particular case of InAs structures, Vth takes values under 1 V,
being the more suitable candidate for designing I-MOSFETs.
In order to understand in depth the physical behavior of
the analyzed structures, Fig. 3 presents the MC values of
Vth_II and Vth_tunnel as a function of temperature T for (a)
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In0.53Ga0.47As, (b) In0.7Ga0.3As, and (c) InAs. Notice that a
different scale is used in each case according to the decreas-
ing values of both Vth when reducing the bandgap. The val-
ues of the intrinsic carrier density for the three materials are
shown in the inset of Fig. 3(c). As expected and as already
shown in Refs. 33 and 36, Vth_tunnel barely depends on T due
to the small variations of the different factors that affect the
tunneled charge, Eq. (2). Only TC changes with T (due to the
modification of the built-in potential), while fsource-fdrain is
practically 1 in the whole active region and the densities of
states are invariant with T. On the contrary, due to the
increase of carrier concentration in the intrinsic region {ni
increases nearly exponentially with 1/T [inset of Fig. 3(c)]},
Vth_II strongly decreases above a given temperature
(T> 600 K, 500 K, and 300 K for x¼ 0.53, 0.7, and 1.0,
respectively). This happens because, even if the probability
of II processes slightly decreases at higher T due to the lower
carrier energy (part of it is lost because of more intense scat-
tering in the transit along the intrinsic region), the number of
carriers prone to suffer II strongly increases. Interestingly, in
the three cases, Vth_IIVth_tunnel when ni reaches values
around 1016 cm3. Figure 3 also shows that Vth_II has a maxi-
mum at intermediate T, softly decreasing when reducing T
since even if ni is lower, the carrier transport approaches a
quasiballistic regime. In such a regime, scattering is almost
completely suppressed, so that carriers accumulate enough
kinetic energy to undergo II at lower voltages. Indeed, the
electron temperature is much higher than that of the lattice,
mainly in the low T range. The presence of the maximum is
more evident in the case of x¼ 0.53 for T  400 K, less pro-
nounced in the case of x¼ 0.7, and absent for x¼ 1.0 since
transport is essentially ballistic even at high temperatures.
The observed increase of Vth_II at low T extends up to higher
temperatures for semiconductors with wider bandgap (and
lower ni), which would make difficult the experimental
observation of the Vth_II drop at high T in the case of widely
used semiconductors like Si or SiGe.
IV. CONCLUSIONS
A MC model, which incorporates impact ionization pro-
cesses by means of the Keldysh approach and band-to-band
tunneling by means of the WKB method, has been employed
for the study of narrow bandgap InxGa1-xAs structures in
order to support the development of III-V I-MOSFETs and
TFETs.
In In0.53Ga0.47As and In0.7Ga0.3As 100 nm PIN ungated
devices, the ON-state in reverse bias conditions is originated
by tunneling. At high voltages, when the tunneled carriers
suffer from impact ionization, the current is enhanced and
finally a drastic breakdown occurs. For longer diodes
(200 nm), II could originate the ON-state but at voltages too
high for low-power applications. Thus, devices based on
In0.53Ga0.47As and In0.7Ga0.3As are found to be more
FIG. 2. MC values of Vth_II and Vth_tunnel vs. the In mole fraction x in
InxGa1-xAs (a) 100 nm and (b) 200 nm PIN diodes at room temperature.
Inset: MC values of the I–V curves when considering exclusively II pro-
cesses or band-to-band tunneling in the simulations of an In0.53Ga0.47As
200 nm PIN diode at room temperature. FIG. 3. MC values of Vth_II and Vth_tunnel as a function of T for (a)
In0.53Ga0.47As, (b) In0.7Ga0.3As, and (c) InAs 100 nm PIN diodes. Inset of
Fig. 3(c): ni as a function of T for the three materials.
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appropriate for TFET structures than for I-MOSFETs.
However, the SS could be significantly enhanced by the pres-
ence of II events in addition to tunneling. For devices based
on InAs, the onset of the conduction current for both 100 and
200 nm PIN diodes could be originated for applied voltages
under 1 V by the joint action of II processes and tunneling.
Thus, InAs structures are remarkably interesting for design-
ing low-power low-SS I-MOSFETs and TFETs.
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